

Preliminary Amendment  
Serial No. 09/520,677  
Page 2 of 14

**AMENDMENTS TO THE CLAIMS**

This listing of claims will replace all prior versions, and listings of claims in the application.

1. (original) A multi-stage, multi-dimensional, credit-based, adaptive flow control switch comprising:

a plurality of first stage port processors, each one of the plurality of first stage port processors having an integrator block for receiving a token bit and updating a grant credit in response to receiving the token bit; and

a plurality of second stage port processors connected to the plurality of first stage port processors for receiving data packets from the plurality of first stage port processors, each one of the plurality of second stage port processors having a statistics block coupled to a corresponding integrator block;

the statistics block further coupled to one or more neighboring integrator blocks for transmitting a token bit to the corresponding integrator block and the one or more neighboring integrator blocks, the statistics block transmitting the token bit in response to a second stage port processor associated with the statistics block receiving a data packet from one of the plurality of the first stage port processors.

2. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 1, wherein the corresponding integrator block includes an (i)th integrator block and the one or more neighboring integrator blocks include an (i-l)th integrator block that is located above the corresponding (i)th integrator block.

3. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 2, wherein the one or more neighboring integrator blocks further include an (i+l)th integrator block that is located below

Preliminary Amendment  
Serial No. 09/520,677  
Page 3 of 14

the corresponding (i)th integrator block.

4. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 3, wherein the one or more neighboring integrator blocks increase associated grant credits in response to receiving a token bit from the statistic block.

5. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 4, wherein the corresponding integrator block decreases an associated grant credit in response to receiving a token bit from the statistic block.

6. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 5, wherein the plurality of first stage port processors includes one or more input ports and one or more output ports, wherein the arriving data packet is received at one of the one or more input ports and routed to an output port having a maximum number of grant credit.

7. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 1, wherein the switch further includes:

a plurality of third stage port processors connected to the plurality of second stage port processors; and

the statistic block further includes a real-time counter for accumulating real-time statistics of data packet arrivals from one of the plurality of first stage port processors and data packet departures to one of the plurality of third stage port processors.

8. (original) The multi-stage, multi-dimensional, credit-based adaptive flow control switch as claimed in claim 7, wherein the switch further includes a relay from each one of the third stage port processors to the plurality of first stage

Preliminary Amendment  
Serial No. 09/520,677  
Page 4 of 14

port processors, and the token bit is transmitted to the first stage port processors by one of second stage port processor and the third stage port processor.

9. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 8, wherein the plurality of first stage switch elements and the plurality of third stage switch elements are embedded on a single chip.

10. (original) An adaptive filtering method for controlling traffic flow in a multi-stage, multi-dimensional, switched network, comprising:

notifying a plurality of first stage port processors in response to receiving a data packet from one of the plurality of first stage port processors; and

updating grant credits associated with said one of the plurality of first stage port processors and one or more neighboring first stage port processors in response to the notifying.

11. (original) The adaptive filtering method of claim 10, wherein the notifying includes:

notifying said one of the plurality of first stage port processors; and  
notifying said one or more neighboring first stage port processors.

12. (original) The adaptive filtering method of claim 11, wherein the updating grant credits includes:

decrementing a grant credit associated with said one of the plurality of first stage port processors; and

incrementing one or more grant credits associated respectively with the one or more neighboring first stage port processors.

13. (original) The adaptive filtering method of claim 12, further including:

Preliminary Amendment  
Serial No. 09/520,677  
Page 5 of 14

determining a port processor among the plurality of first stage port processors for forwarding an incoming data packet by selecting an output port processor having a maximum grant credit.

14. (original) The adaptive filtering method of claim 13, further including:

receiving the incoming data packet at the determined port processor; and routing the data packet to a corresponding second stage port processor.

15. (original) The adaptive filtering method of claim 10, wherein the one or more neighboring first stage port processors include a first stage port processor coupled adjacent to said one of the plurality of first stage port processors.

16. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 1, wherein the one or more neighboring integrator blocks change associated grant credits in response to receiving a token bit from the statistic block.

17. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 1, wherein the corresponding integrator block change an associated grant credit in response to receiving a token bit from the statistic block.

18. (original) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch as claimed in claim 1, wherein the statistics block departs the data packet.

19. (new) A multi-stage, multi-dimensional, credit-based, adaptive flow control switch comprising:

Preliminary Amendment  
Serial No. 09/520,677  
Page 6 of 14

a plurality of first stage port processors, adapted for receiving a token bit and updating a grant credit in response to receiving the token bit, each first stage port processor including one or more input ports and one or more output ports; and

a plurality of second stage port processors connected to the plurality of first stage port processors for receiving data packets from the plurality of first stage port processors;

each one of the plurality of second stage port processors having a statistics block adapted to transmit the token bit in response to a second stage port processor associated with the statistics block receiving a data packet from an output port of one of the plurality of the first stage port processors having a maximum number of grant credits.

20. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 19, wherein each one of the plurality of first stage port processors further comprises an integrator block that performs the receiving and updating functions.

21. (new) The apparatus of claim 20, wherein each of the statistics blocks are further coupled to a corresponding integrator block and to one or more neighboring integrator blocks.

22. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 21, wherein the corresponding integrator block includes an (i)th integrator block and the one or more neighboring integrator blocks include an (i-1)th integrator block that is located above the corresponding (i)th integrator block.

23. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 22, wherein the one or more neighboring integrator

Preliminary Amendment  
Serial No. 09/520,677  
Page 7 of 14

blocks further include an (i+l)th integrator block that is located below the corresponding (i)th integrator block.

24. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 21, wherein the one or more neighboring integrator blocks change associated grant credits in response to receiving a token bit from the statistic block.

25. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 24, wherein the one or more neighboring integrator blocks increase associated grant credits in response to receiving a token bit from the statistic block.

26. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 21, wherein the corresponding integrator block changes an associated grant credit in response to receiving a token bit from the statistic block.

27. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 26, wherein the corresponding integrator block decreases an associated grant credit in response to receiving a token bit from the statistic block.

28. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 19, wherein the switch further includes:

    a plurality of third stage port processors connected to the plurality of second stage port processors; and

    the statistic block further includes a real-time counter for accumulating real-time statistics of data packet arrivals from one of the plurality of first stage port processors and data packet departures to one of the plurality of third stage

Preliminary Amendment  
Serial No. 09/520,677  
Page 8 of 14

port processors.

29. (new) The multi-stage, multi-dimensional, credit-based adaptive flow control switch of claim 28, wherein the switch further includes a relay from each one of the third stage port processors to the plurality of first stage port processors, and the token bit is transmitted to the first stage port processors by one of second stage port processor and the third stage port processor.

30. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 28, wherein the plurality of first stage port processors and the plurality of third stage port processors are embedded on a single chip.

31. (new) An adaptive filtering method for controlling traffic flow in a multi-stage, multi-dimensional, switched network, comprising:

notifying a plurality of first stage port processors in response to receiving a data packet from one of the plurality of first stage port processors;

updating grant credits associated with said one of the plurality of first stage port processors and one or more neighboring first stage port processors in response to the notifying; and

determining a port processor among the plurality of first stage port processors for forwarding an incoming data packet by selecting an output port processor having a maximum grant credit.

32. (new) The adaptive filtering method of claim 31, wherein the notifying includes:

notifying said one of the plurality of first stage port processors; and  
notifying said one or more neighboring first stage port processors.

33. (new) The adaptive filtering method of claim 31, wherein the updating grant credits includes:

Preliminary Amendment  
Serial No. 09/520,677  
Page 9 of 14

decrementing a grant credit associated with said one of the plurality of first stage port processors; and  
incrementing one or more grant credits associated respectively with the one or more neighboring first stage port processors.

34. (new) The adaptive filtering method of claim 31, further including: receiving the incoming data packet at the determined port processor; and routing the data packet to a corresponding second stage port processor.

35. (new) The adaptive filtering method of claim 32, wherein the one or more neighboring first stage port processors include a first stage port processor coupled adjacent to said one of the plurality of first stage port processors.

36. (new) The multi-stage, multi-dimensional, credit-based, adaptive flow control switch of claim 19, wherein the statistics block departs the data packet.